A Path-Wise Scheme for Simpler Mesh-of-Tree Model in Network-on-Chip Designs
نویسندگان
چکیده
Abstract The needs of the chip are growing on a daily basis as extremely large size integrated circuits evolve fast. As result, network-on-chip (NoC) was suggested and successfully developed to address issue communication on-chip. Current research focuses NoC topology routing algorithms that have substantial influence network performance. Because low power is priority, Mesh-of-Tree (MoT) architecture preferable. However, certain MoT routers may perform extensive activities, which means they consume more likely become hotspots. To improve consumption, we presented Simpler (SMoT) based in this study. We also path-wise scheme for Internet Things, takes into account both traffic shortest path between two points. By altering direction data forwarding reduce latency, our methodology spreads over whole network. When compared MoT, strategy can lower consumption by 5.39%–23.3% while reducing latency 4.23%–27.28%.
منابع مشابه
Row/Column-First: A Path-based Multicast Algorithm for 2D Mesh-based Network on Chips
In this paper, we propose a new path-based multicast algorithm that is called Row/Column-First algorithm. The proposed algorithm constructs a set of multicast paths to deliver a multicast message to all multicast destination nodes. The set of multicast paths are all of row-first or column-first subcategories to maximize the multicast performance. The selection of row-first or column-first appro...
متن کاملCAFT: Cost-aware and Fault-tolerant routing algorithm in 2D mesh Network-on-Chip
By increasing, the complexity of chips and the need to integrating more components into a chip has made network –on- chip known as an important infrastructure for network communications on the system, and is a good alternative to traditional ways and using the bus. By increasing the density of chips, the possibility of failure in the chip network increases and providing correction and fault tol...
متن کاملCost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملinvestigating the feasibility of a proposed model for geometric design of deployable arch structures
deployable scissor type structures are composed of the so-called scissor-like elements (sles), which are connected to each other at an intermediate point through a pivotal connection and allow them to be folded into a compact bundle for storage or transport. several sles are connected to each other in order to form units with regular polygonal plan views. the sides and radii of the polygons are...
Analyzing the Performance of Mesh and Fat-Tree Topologies for Network on Chip Design
The demand of integration of many heterogeneous semiconductor intellectual property (IP) blocks has been introducing a new chip design paradigm so called on chip network. This paradigm promisingly offers a packet switched network among IPs to reduce the main problems in the very deep sub micron technologies that arise from non-scalable global wire delay, failure to achieve global synchronizatio...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International journal of advanced network, monitoring, and controls
سال: 2022
ISSN: ['2470-8038']
DOI: https://doi.org/10.2478/ijanmc-2022-0022